


FIG. 2 (PRIOR ART)



System interface Image output section

Memory interface Image input section

24 Image processing section

30

FIG. 4




FIG. 6

Address

Computing

section

Data

60

FIG. 7

-54

Address and parameter

calculating section




FIG. 8




FIG. 9

**S5** 

**END** 

P=P+1
P=0 when P is the number of pixel processing sections





FIG. 10



OBLON, SPIVAK, ET AL DOCKET #: 240472US2S INV: Takahiro SAITO, et al. SHEET 6 OF 9




FIG. 12





FIG. 13



Pixel expanding 50 section

Buffer Computing section 60

FIG. 15




FIG. 16





FIG. 17

OBLON, SPIVAK, ET AL DOCKET #: 240472US2S INV: Takahiro SAITO, et al. SHEET 9\_OF\_9\_



Relative address data (0,0), (1,0), (0,1), (0,2), (1,1), ...., (6,7), (7,7)

FIG. 18




FIG. 19